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TABLE III
THE DEVICE RF AND POWER CHARACTERISTICS COMPARISONS OF THE Al Ga As=InGaAs DCFETs
exhibits the same trend with their gate diode characteristics, where
the higher Al content devices present the lower gate leakage current,
and all leakage currents are increased by increasing the input rf
powers.
IV. CONCLUSION
In summary, the AlxGa1￿xAs=InGaAs (x = 0.3, 0.5, 0.7, 1)
DCFETs on GaAs substrates were fabricated and characterized. Based
on the experimental evaluations, we conclude that for the aluminum
content of Al0:5Ga0:5As, i.e. x =0 :5, is the best composition
to realize DCFETs in terms of device dc and RF characteristics.
Although higher Al content devices ( x = 0.7, 1) can further enhance
the Schottky diode performance; however, due to the inferior material
quality and higher parasitic resistance, the device characteristics
degrade. The dc peak extrinsic gm of Al0:5Ga0:5As/In0:15Ga0:85As
DCFETs is 272 mS/mm, together with an fT of 13 GHz and an fmax
of 25 GHz. As to the power performance at 2.4 GHz, it demonstrates
a 15-dBm saturated output power, a 16.5—dB linear power gain and
a20% efficiency.
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Design of 50-nm Vertical MOSFET Incorporating a
Dielectric Pocket
D. Donaghy, S. Hall, C. H. de Groot, V. D. Kunz, and P. Ashburn
Abstract—A new architecture for a vertical MOS transistor is proposed
thatincorporatesaso-calleddielectricpocket(DP)forsuppressionofshort-
channel effects and bulk punch-through. We outline the advantages that
the DP brings and propose a basic fabrication process to realize the device.
The design issues of a 50-nm channel device are addressed by numerical
simulation. The gate delay of an associated CMOS inverter is assessed in
the context of the International Technology Roadmap for Semiconductors
and the vertical transistor is seen to offer considerable advantages down
to the 100-nm node and beyond due to the dual channels and the ability to
produce a 50-nm channel length with more relaxed lithography.
Index Terms—Dielectricpocket, short-channel effects (SCEs), Si devices,
vertical MOSFET.
I. INTRODUCTION
It is recognized that vertical transistors can overcome scaling prob-
lems due to lithography resolution, whereby decananometer channels
can be realized with relaxed lithography as the channel length is deter-
minedbythe accuracyof ion-implantationorepitaxial growth.Vertical
transistors also allow double gate or gate all-around structures thus in-
creasing current drive albeit at the expense of increased device capac-
itance. The architectures are however compact and hence give a high
drive with reduced footprint compared to an equivalent lateral archi-
tecture, as demonstrated in [1]. Much of the work reported previously
is concerned with discrete device fabrication often using fabrication
techniques that could not be easily integrated into an advanced CMOS
process [2]–[5]. We report here on a novel vertical transistor architec-
ture incorporating a so-called dielectric pocket (DP) [6], [7] for control
of short-channel effects (SCEs). This concept was first demonstrated
successfully within a lateral architecture [8], but implementation in a
vertical architecture is considerably simpler. The structure is compat-
iblewithstrategiesreportedpreviously toreduceparasiticcapacitances
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Fig. 1. Cross section showing the concept of the dielectric pocket vertical
MOST.
inthe device [7], [9].Theobjective of thiscommunication is todemon-
strate the use of a dielectric pocket to suppress short channel effects in
a vertical MOSFET, rather than other strategies such as pocket implan-
tation. Furthermore, we demonstrate how the device could be designed
and made and assess its potential performance in the context of the In-
ternational Technology Roadmap for Semiconductors (ITRS).
II. DEVICE DESIGN AND PERFORMANCE APPRAISAL
The basic structure of the vMOST device concept is shown in Fig. 1.
The pocket serves anumber of functions; it grea tly reduces the influ-
ence of the large area parasitic bipolar transistor in the vertical struc-
ture, and also prevents encroachment of the doping from the extrinsic
drain, so reducing electrical bulk punchthrough effects. Furthermore, it
reduces charge sharing effects associated with the reverse biased drain
and so improves threshold control.
Referring again to Fig. 1, a basic process to realize such a device
could be as follows. Body regions are implanted for pMOS and nMOS
followedbygrowthofanoxidelayertoformtheDP.Alayerofpolysil-
icon is then deposited to form the extrinsic drain contact. This layer is
partlysilicidedtoreducedrain resistance.Thepillaristhenetchedwith
overetching of the DP layer to undercut the poly-Si drain contact. A
blanketsiliconepitaxiallayeristhengrownwithcontinuityovertheDP
edge realized because the epi can seed on the Si region under the DP
and also on the extrinsic drain poly-Si layer, because of the undercut
profile. This process is similar to that used in SiGe HBTs [10], where a
graftbaseis formedonthe bottomfaceof anexposed polysiliconlayer.
The gate oxide is then grown followed by gate electrode formation by
depositionofpoly-Si followedbyappropriateimplant. Careis required
with the thermal budget to ensure that only slight out-diffusion occurs
from the extrinsic drain contact such that there is no encroachment of
drain dopant below the DP into thechannel region.Such encroachment
would remove the electrostatic influence of the DP on the channel and
somitigateitsinfluenceontheSCE.Notethatdualchanneloperationis
achievedbythegatepoly-contactrunningoverthepillarwidth,whichis
settotheminimumfeaturesizetoreducedrain/gateoverlapcapacitance.
TheISEdevicesimulatorwasusedtoobtainelectricalcharacteristics
fortheDPvMOST.TheVan Dortquantum correctionmodel,hydrody-
namicmodel,avalancheandband-to-bandtunnellingwereallswitched
on to provide selfconsistent data for short-channel, highly doped
devices.Thedielectricpocketthicknesswassetat15nmtominimizeits
parasiticcapacitance[7].Thegateoxidethicknesswassetataconserva-
tivevalueof2nm.Thebodydopingwasthenvariedtoproduceelectrical
characteristics for the pMOS with and without the DP, as summarized
in Fig. 2. Note that the threshold voltage VT was determined by linear
extrapolationoftransconductancegm(VGS)tozero[11]andtheoffstate
leakage current was taken as the current measured at VDS = ￿1V
and VGS = 0 V. The leakage current is seen to be a minimum for a
Fig. 2. Threshold voltage and offstate leakage current versus body doping
for 50 nm vertical MOSTs with and without dielectric pocket. The gate oxide
thickness was 2 nm.
(a)
(b)
Fig. 3. (a) Effect of the contact width W on the threshold voltage for
ap-cha nnel vMOST, L = 50 nm, W =1 ￿m, N varied from
1￿10 cm to 4￿10 cm , V = ￿1.0 V. (b) Effect of the contact
width W on I and I for ap-cha nnel vMOST, L =5 0n m , W =
1 ￿m, N varied from 1￿10 cm to 4￿10 cm , V = ￿1.0 V.
body doping of 3.0￿10
18 cm
￿3; band-to-band tunnelling becomes
increasingly dominant beyond the minimum whereas punchthrough
causes the increase in leakage for lower doping levels. A body doping
of 2.4￿10
18 cm
￿3 results in athreshold volta ge of ￿0.28 V and a
leakage current of 1.5 nA￿m at a drain to source voltage of ￿1V .
A further set of simulations was undertaken to investigate the influ-
ence of the spacing between the pocket and the gate oxide, referred
to as the contact region width WC on the threshold voltage and re-
sults are shown in Fig. 3. The DP serves to increase the magnitude of160 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 1, JANUARY 2004
(a)
(b)
Fig.4. SimulatedvMOSTdccharacteristicsforap-channelDP =v M O S T ,
L = 50 nm, W =1 ￿m, N =2 :4 ￿ 10 cm . (a) Transfer
characteristics, for V = ￿0.1 V and ￿1.0 V. (b) Output characteristics.
threshold voltage because it inhibits charge sharing by the drain. For
WC = 50 nm, the VT equals that of the non-DP device indicating that
the DP no longer exerts electrostatic influence as WC is comparable to
the depletionwidthunder thegate. Fig.3(b) shows thatdecreasing WC
resultsinsignificantreductioninIOFF withlittlereductioninION.F or
example, for a substrate doping of 2￿10
18 cm
￿3 and a pocket width
of 30 nm, the reduction in IOFF compared with no pocket is a factor
of 10 but the reduction in ION is only 5%. Thus the ION=IOFF ratio
is improved by afa ctor of 5. The slight reduction in ION arises from
the increase in VT because of the reduced charge sharing. The much
greater and beneficial reduction in IOFF arises from the suppression of
both drain induced barrierlowering and tunnellingas is also clearlyev-
identonFig.2.Fig.4showsthesimulatedtransistorcharacteristicsand
a DIBL of 80 mV is apparent for a body doping of 2.4￿10
18 cm
￿3.
Repeating the simulations with a gate oxide thickness of 1.2 nm results
in aDIBL of 30 mV, IOFF =1 :5 nA=￿ m, ION =1 :3 mA=￿ m.
The vMOST inverter performance with 2 nm gate oxide was com-
pared to equivalent minimum sized lateral CMOS inverters deduced
from ITRS 2001. The width of the pMOST, Wp was set to 2Wn.P a-
rameters extracted from ITRS were Idd (saturation current), Cgate and
Cparasitic (intrinsic gate and overlap capacitances), equivalent elec-
trical oxide thickness, and supply voltage, VDD. The delay was then
calculated using CTVDD=Idd where CT = Cgate + Cparasitic.F o r
the vMOST, the gate oxide was scaled, as was CT and VT using the
models of [7], [12], respectively. The simulation results of the 50-nm
channel device allowed for some calibration and selfconsistency.
Fig. 5. Delay for DP vMOST versus technology node, compared to ITRS
roadmap values. Channel width for all devices = 1 ￿m. vMOS channel
length = 50 nm. Circles are for ITRS and triangles show vMOS performance.
The arrows show the effect of adding a 5-fF load capacitor.
It’s worth noting that the source and drain resistances of the vMOST
(extracted from ISE simulation) are three to four times smaller than
the ITRS values and this represents a further significant advantage
of the vMOST architecture. This advantage arises because the dielec-
tric pocket precludes the need for pockets or extensions. These resis-
tances do not significantly increase when the device is scaled. Fig. 5
servestomakethecomparisonwiththeroadmapusingthedelaymetric
CTVDD=ION. The vMOS shows a clear advantage down to the 90-nm
node (note that the channel length of the vMOS is not scaled). There-
afterthe performancedeteriorateslargely becauseof thereduced VDD.
The effect of maintaining VDD for the vMOST is shown also. It should
be noted that although CT is higher for the vMOST, the ability to
realize a 50-nm channel at coarser technology nodes produces a sig-
nificant advantage over conventional lateral architectures. Beyond the
100-nm node, we can say that load capacitance due to interconnec-
tions will have a very dominant role and so the additional drive ca-
pability of the vMOS should continue to offer considerable advantage.
Wedemonstratethisbyincludingafixedloadcapacitanceof5fFinthe
calculation of delay. In this context, the smaller relative degradation in
performance of the vMOST compared with the ITRS roadmap demon-
strates the potential of the latter device. Finally, it is worth noting that
we envisage no serious problem in scaling the device to 20-nm channel
length.
III. CONCLUSION
We have proposed and presented design details of a novel vertical
transistor architecture that offers good short channel control and drive
capability together with low off current. The off current can be reduced
without seriously compromising on current. The device can easily be
scaled without incurring high series parasitic resistances. Fabrication
would still be realized with existing tools. The use of a DP within a
vertical architecture therefore opens up a new design space for these
vertical transistors and allows greater flexibility than is afforded by
simple scaling of lateral MOSFETs.
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